Abstract. In this paper, a general analytical calculation of dc-link current and voltage ripple is presented for three-level three-phase neutral-point-clamped voltage source inverter (3L-NPC-VSI). Based on the analysis of average dc-link current of the upper and lower switches, the low-frequency oscillation of the neutral point (NP) voltage can be eliminated by injecting a zero sequence component. Moreover, the general expression of the root-mean-square (RMS) dc-link current is derived. In addition, the dc-link average current, rms current, and voltage ripple of the 3L-NPC-VSI are compared with those of the 2L-VSI, and it shows similar dc-link characteristics. Simulation results are shown to verify the theoretical analysis. The results can be extended to any PDPWM with NP voltage control strategy.
Introduction
Multilevel converters have drawn tremendous interest in the power industry, transportation, and renewable energy [1] . Among these topologies, the three-level three-phase neutral-point-clamped voltage source inverter (3L-NPC-VSI) shown in Fig. 1 is the most popular one [2] . For proper operation of this topology, the modulation strategy must be designed to achieve voltage balancing between upper and lower capacitors [3] - [6] . Although the neutral-point (NP) voltage balancing can be achieved, the derivation of the algorithm is difficult to understand, due to the complex calculation of the NP current. Moreover, the general expressions of average and root-mean-square (rms) dc-link current and voltage have not been derived for 3L-NPC-VSI, although the dc-link current ripple analysis has been investigated for PWM-VSI [7] - [8] .
In this paper, a general analytical calculation of dc-link current and voltage ripple is presented for 3L-NPC-VSI. It is found that the low-frequency NP voltage oscillation can be eliminated on the basis of the analysis of the average dc-link current. Moreover, both 2L-VSI and 3L-NPC-VSI show similar dc-link characteristics, in terms of the average current, rms current, and voltage ripple. Simulation results are shown to verify the theoretical analysis. Fig. 1 shows the topology of a traditional 3L-NPC voltage inverter. The inverter bridge and load can be simplified as a current source i dc in the equivalent circuit as shown in Fig. 2 . The constant dc current comes from the DC source due to the infinite impedance of the capacitor for dc frequency. The capacitor C dc (total dc-link capacitance) and inductance L dc constitute the LC filter to attenuate the harmonic current through the DC source.
Circuit Analysis of 3L-NPC-VSI
From Fig. 1 
Average and RMS Values of DC-Link Current

A. Average Value of DC-Link Current
The traditional SPWM three-phase reference voltages v x,ref (normalized w.r.t V dc /2) and the corresponding duty cycles δ x1 and δ x4 for 3L-VSI are given by (3) and (4) 
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Where m is the inverter modulation index, and x for phases a, b and c. Especially x θ is equal to , respectively. In this paper, the analysis is based on the in-phase disposition PWM (PDPWM). The reference signals and the carrier waveforms are shown in Fig. 3 . According to the modulation principle of 3L-NPC-VSI, one fundamental period can be divided into six sectors I VI − and each sector is further divided into A and B.
Assuming that the load is linear and ignoring the high frequency current harmonics of the inverter bridges, the three phase output phase current I is the current peak value, ϕ is the power angle of the inverter load. Fig. 4 shows the detailed PWM waveforms over one carrier period during sector I-A and I-B for 3L-NPC-VSI. Table 1 
B. Modified SPWM for NP Voltage Control
In Fig. 1 , the relation between i up,ave and i down,ave can be got from power equivalent relation as (6) . Thus the NP voltage balancing equation can be expressed as (7) . From (10), we get the widely used SVM based NP balancing strategy in [3] which uses the small vector for control. The main drawback of this approach is that the control authority over the NP current is limited. It is impossible to completely control the NP voltage when the modulation index m is high and for low power factors. The main reason for this is the existence of power angle φ in v zx .
To completely control the NP voltage, here, taking the division of modified modulation signals into consideration. 
Comparison of DC-Link Performances and Simulation Results
The comparison is based on the conditions that the NP balancing problem have been solved by modulation. Since the dc-link capacitor voltage ripple in 3L-NPC-VSI and 2L-VSI are significantly related to the modulation strategy. Take the case that 2L-VSI uses SVM and 3L-NPC-VSI uses the carrier based nearest three virtual space vector PWM shown in (13), the results are shown in table 2. Table 2 Comparison of dc-link performs between 2L-VSI and 3L-NPC-VSI From table 2, the dc-link characteristics for both topologies are similar if both are controlled without low-frequency oscillation. It should be noted that C dc in table 2 refers to the total dc-link capacitor.
Fig . 5 shows the simulation parameters for 2L-VSI and 3L-NPC-VSI. It can be seen that the capacitor voltage consists of double carrier frequency harmonics for 2L-VSI and carrier frequency for 3L-NPC-VSI. Fig. 7 show that the voltage ripple magnitudes are 1.1V for 2L-VSI and 1.0V for 3L-VSI with modulation index at 2/3, which are identical with table 2. Therefore, the analytical results above can be used for the dc-link capacitor design. 
Conclusions
We give a general analytical calculation of dc-link current and voltage ripple for three-level three-phase neutral-point-clamped voltage source inverter (3L-NPC-VSI). The general expression of the root-mean-square (RMS) dc-link current is derived. The performances of the 3L-NPC-VSI are demonstrated and compared with those of the 2L-VSI from the viewpoint of the dc-link average current, rms current, and voltage ripple. Simulation results validates the theoretical analysis. Therefore, the analytical results can be used for the dc-link capacitor design.
